

Atomic Layer Deposition of Novel High Dielectric Constant Materials

Adam Kueltzo[#] & Julie Lam^{*}

Thornton Fractional North High School[#]

and Maine East High School^{}*

August 2, 2007

University of Illinois at Chicago

Advanced Materials Research Laboratory (AMReL)

Mentors: Dr. G. Jursich and Dr. C.G. Takoudis

Motivation for Research


- To work with new high dielectric constant (k) materials such as HfO_2 and Y_2O_3 to replace SiO_2 in semiconductors
- To run experiments on the atomic layer deposition (ALD) reactor to examine thin film growth rate
- To analyze the resulting thin films on silicon using spectral ellipsometry, Fourier Transform Infrared (FTIR) spectroscopy and X-ray Photoelectron Spectroscopy (XPS)

Hypotheses

- A self-limiting reaction between an yttrium precursor, an oxidizer, and the silicon substrate
- Good film uniformity on the substrate (using a spectral ellipsometer)
- Absence of organic compounds in the resulting film structures (using FTIR spectroscopy)
- Stoichiometry of the high-k material and the bonding states of the elements (using XP Spectroscopy)

Moore's Law

- According to Moore's Law, the number of transistors per microprocessor should double every two years



Capacitance

- Equation for capacitance:

$$C = \frac{k \epsilon_0 A}{t}$$


C = capacitance

k = dielectric constant

ϵ_0 = permittivity of free space
in vacuum

A = area


t = thickness



www.dvhardware.net/news/inter_high-k_metal_gate_transistor.jpg

New High-k Dielectric Materials


- We are currently working with hafnium oxide and yttrium oxide to produce a dielectric layer gate oxide of ~ 45 nm
- Hafnium oxide has a k value of 20-25
- Yttrium oxide has a k value of 15-18



©1997 Encyclopaedia Britannica, Inc.


Atomic Layer Deposition (ALD)

- Uses pulses of gaseous reactants (precursor and oxidizer) alternately fed into the reactor
- Produces one atomic layer at a time on substrates
- Film thickness depends on number of deposition cycles




ALD Process

- “One Cycle”
- Precursor
- Purge (N_2)
- Oxidizer (H_2O)
- Purge (N_2)



Acceptable Temperature Window


- ALD reactions usually occur between 200-400 °C in the reactor
- Above 400 °C, the chemical bonds are not stable and the precursor may decompose
- Below 200 °C, the reaction rate is reduced




Experimental Conditions

- ALD Reactor


- Downstream: 170 °C
- Precursor 2: 140 °C
- Precursor 2 Leg: 175 °C
- Reactor: 302 °C



Y₂O₃ Growth Rate vs. Precursor Dosage




Y₂O₃ Film Uniformity




Silicon Wafer
P-type
Boron doped
(100)


Film
Thickness (Å)



FTIR of Y_2O_3 on Silicon




Survey XP Spectrum of Y_2O_3 on Si



XP Spectra of Y_2O_3 on Si

As-deposited and after 5 min annealing



Quantification Results

Y Atomic Concentration %: 39.2

O Atomic Concentration %: 60.8

$$\text{O:Y} = 60.8/39.2 = 1.5$$

Therefore Y_2O_3 was produced on the substrate.

Future Work

- To better define the ALD process conditions
- Using two precursors to create thin films with alternating atomic monolayers of HfO_2 and Y_2O_3

What Can We Bring Back?

- Go more in depth into the scientific method
- Not every lab is a cookie cutter
- Develop better critical thinking skills



References

Anthony, J.M., Wallace, R.M., & Wilk, G.D. (2001). High-k Gate Dielectrics: Current Status and Materials Properties Considerations. *Applied Physics Review*, 89 , 5243-5275.

Brain, Marshall. (n.d.). How Semiconductors Work. [WWW page]. <http://computer.howstuffworks.com/diode.htm>.

Cambridge NanoTech, Inc. (2003-2007). Cambridge NanoTech: Atomic Layer Deposition Systems. [WWWpage]. <http://www.cambridgenanotech.com/>.

IC Knowledge LLC. (2004). Technology Backgrounder: Atomic Layer Deposition. [WWWpage]. http://www.icknowledge.com/misc_technology/Atomic%20Layer%20Deposition%20Briefing.pdf.

Intel® Education. (n.d.) Inside The Intel® Manufacturing Process: How Transistors Work. [WWWpage]. <http://www.intel.com/education/transworks/index.htm>.

Mutschler, Ann Steffora. (2007). Intel, IBM Embrace High-k Gates for 45nm. *Electronic News*.

Peters, Laura. (2007). Behind the Breakdown of High-k Dielectrics. *Semiconductor International*. p. 30.

Zant, P. V. (2000). *Microchip Fabrication* (4th ed.). New York: McGraw Hill.

Acknowledgements

- National Science Foundation CMS 0731734 and NSF EEC 0703958
- Chicago Science Teacher Research (CSTR) program director: Dr. Andreas Linninger
- Mentors: Dr. Greg Jursich and Dr. Christos Takoudis
- Doctoral students: Prodyut Majumder and Manish Singh
- Program coordinator: Kedar Kulkarni